MC68EN360FE25C

Controller, QFP-240, –0.3 to +6.5 V, 4.5 MIPS, MC68EN360FE25C, Motorola

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.10~0.10 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.10~0.10

PartNumber:: MC68EN360FE25C

Brand:: Motorola, Inc - Motorola | Pack: QFP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Amanda's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-04-27

From Other Seller

Part Number:MC68EN360FE25C
US $0.10 - 0.10
ECA1HHG220

US $2.00 - 10.00 / Piece
(0) Remove
STRG6653

US $1.20 - 2.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The MC68EN360FE25C is a QUad Integrated Communication Controller (QUICC). It can be used in a variety of controller applications. The MC68EN360FE25C particularly excels in communications activities. It can be described as a next-generation MC68302 with higher performance in all areas of device operation, increased flexibility, major extensions in capability, and higher integration. The MC68EN360FE25C has seven serial channels: four SCCs, two serial management controllers (SMCs), and one serial peripheral interface (SPI).

Parametrics

MC68EN360FE25C absolute maximum ratings: (1)Supply Voltage, VCC: –0.3 to +6.5 V; (2)Input Voltage, Vin: –0.3 to +6.5 V; (3)Operating Temperature Range, TA: 0 to 70℃ or –40 to +85℃; (4)Maximum operating Junction Temperature, TJ: 115℃; (5)Minimum operation Ambient Temperature, TA: 0℃; (6)Storage Temperature Range, Tstg: –55 to +150℃.

Features

MC68EN360FE25C features: (1)CPU32+ Processor (4.5 MIPS at 25 MHz); (2)2-Bit Version of the CPU32 Core (Fully Compatible with the CPU32); (3)Background Debug Mode; (4)Byte-Misaligned Addressing; (5)Up to 32-Bit Data Bus (Dynamic Bus Sizing for 8 and 16 Bits); (6)Up to 32 Address Lines (At Least 28 Always Available); (7)Complete Static Design (0?5-MHz Operation); (8)Slave Mode To Disable CPU32+ (Allows Use with External Processors); (9)Multiple QUICCs Can Share One System Bus (One Master); (10)Supports External MC68030-Type Bus Masters; (11)All QUICC Features Usable in Slave Mode; (12)Contains Complete Dynamic Random-Access Memory (DRAM) Controller.